A compact rectifier with high efficiency at wide input power dynamic range is proposed in this paper. The circuit consists of a matching network, two shunt connected diodes with an integrated impedance compression network (IICN) and a dc-pass filter. The IICN significantly reduces the diode impedance variation when input power changes, hence improves matching as well as efficiency of the rectifier at wide input power dynamic range. Different from the conventional resistance/impedance compression networks, which can only work under certain impedance condition with dual-branch topology, the IICN can directly operate two diodes in parallel in a single-branch with no impedance limitation. Thus, less components and branch are needed, resulting in size reduction and lower circuit complexity. The design flexibility is also enhanced. Mechanism of the IICN is analyzed. A prototype operating at 2.45 GHz is optimized, fabricated and measured. The total size of the prototype is 0.18λ 2 . The efficiency higher than 70% of the peak value is realized at input power ranging from 0.8 dBm to 18.0 dBm.
Since the impedance of Schottky diode in rectifier changes nonlinearly when input power varies, matching performance of rectifier can only be optimized at a certain input power level [15] . When input power shifts from the optimal level, matching performance and conversion efficiency of the rectifier deteriorates rapidly. However, in many MPT applications, input power level is fluctuated due to location changing of the receiving nodes, or distance variation between different receiving nodes and RF source. In these cases, rectifiers are required to maintain high efficiency within a wide input power range. Plenty of works for extending high-efficiency input power range of a rectifier have been reported. In [18] , a stepped-impedance resonator was reported to reduce impedance variation of a rectifier when input power varies. A matching network using varactor diodes was designed in [19] , which improves matching performance for the rectifier over wide input power range. However, insertion loss of these introduced components is relatively high, leading to lower efficiency. In [20] and [21] , sub-rectifiers optimized at different input power levels are switched by a control system according to the detected input power level. However, due to the use of extra control and power detecting modules, the circuit complexity is increased. Input power is also consumed by these modules, leading to efficiency reduction.
Recently, rectifiers based on the resistance compression networks (RCNs) have been introduced [23] [24] [25] [26] . The idea is to reduce the input resistance variation of a rectifier when input power varies by connecting a passive resistance transforming network with two parallel sub-rectifiers. Hence, the matching performance as well as efficiency is improved within a wide input power range. In [27] , a rectifier based on the impedance compression networks (ICN) is designed. The ICN directly transforms the complex impedance of the sub-rectifiers. The real impedance transformation component is saved when compared with the designs with RCNs, resulting in lower insertion loss. However, as shown in Fig. 1(a) , the reported RCN or ICN should be connected to two sub-rectifiers with impedance transformation. Input impedances of the sub-rectifiers for RCN should be set pure resistance, while those for ICN should be set conjugate impedances. Hence, dual-branch topology and more components are needed, which increases sizes of the reported designs. In this paper, a novel method for implementing ICN is proposed. Conjugate impedance of two branches is no longer required for the proposed method, resulting in higher design flexibility. Hence, the ICN can be integrated into a single branch rectifier, as shown in Fig. 1(b) . The integrated ICN (IICN) is formed by two rectifying diodes and a quarter-wavelength transmission line. With proper impedance design of this line, impedance variation of the whole structure can be reduced. Single branch and dualdiode configurations make the design more compact when compared with previous reported designs with RCN/ICN. Mechanism of the IICN as well as rectifier is presented in Section II. A rectifier operating at 2.45 GHz is designed in Section III. The design is fabricated and measured. Measured results are discussed in Section IV. Conclusion is drawn in Section V.
II. ANALYSIS OF THE IICN
Block diagram of the proposed IICN-based rectifier is shown in Fig. 2 . The circuit consists of a matching network, a dc-pass filter and two shunt diodes connected in parallel. The input power is considered as a current source with inner impedance. Matching network is placed in front of source to maximize the delivered power. Input RF power is rectified by two Schottky diodes, and a dc-pass filter is placed in front of load to block all RF power from reaching the dc load. An extra transmission line with characteristic impedance of Z 0 is introduced to the parallel branch of diode 1. This line along with two diodes forms the IICN. For easy description, the input voltage and current of diode 1 and 2 are defined as V d1 , i d1 and V d2 , i d2 respectively. Impedances seen from the input ports of diode 1 and 2 are defined as Z D1 and Z D2 . Impedance seen from the main branch right after matching network is defined as Z 1 . R L denotes the dc load value. 
A. ANALYSIS OF DIODE IMPEDANCE
The proposed IICN aims to reduce the variation range of Z 1 when input power changes. Then, the matching performance can be improved at wide input power range, and the efficiency is enhanced. Since the dc-pass filter is considered open at RF frequency, this Z 1 is calculate by impedances of two connected diode branches. Therefore, it is necessary to analyze the diode impedances when introducing IICN to the rectifier.
The analysis is based on the equivalent spice model proposed in [11] , which is shown in Fig. 3 . R j and C j represent junction resistance and capacitance of the diode respectively. R s denotes series resistance introduced by the package. V d and V in denote voltage only on junction, and that on the whole diode including package respectively. Time-domain waveforms of V d and V in is depicted in Fig. 4 . V bi denotes the forward threshold voltage of a diode. θ on represents the time when a diode turns on/off in an operation period. Topology mechanism of a shunt-connected diode has been thoroughly analyzed in [11] . However, the case when two shunt diodes connected via a λ/4 transmission line, which makes the voltage and current vectors of two diodes different from each other, has not been considered. Relevant discussion is presented in this work. Voltages on diode 1 and 2 V in1 and V in2 are presented as
where V 1,1 and V 2,1 represent the amplitude of V in1 and V in2 at fundamental frequency, while V 1,0 and V 2,1 represent the dc components of the waveform. ω denotes the angular velocity. ϕ d denotes the phase difference caused by the λ/4 transmission line.
Voltages on diode junctions are further presented as
where V d1,1 and V d2,1 represent the amplitude of junction voltage at fundamental frequency, while V d1,0 , V d2,0 represent the dc components calculated by the average of the waveform on the diode. It should be noted that the phase delay between V in and V d , which is caused by the diode package, can be neglected [26] . Thus, by analyzing the I-V relationship on diode junction, we get V 1,0 = V d1,0 , V 2,0 = V d2,0 according to [11] . It should be noted that dc average of the waveform on diode junction is not exactly equal to dc power generated by the diode due to power consumption on R s . The current (denoted as i d1 andi d2 ) flowing through diode 1 and diode 2 can be expressed as below.
where i d1,0 and i d2,0 represent the dc component on each diode. i d1r and i d2r are the real part, and i d1i and i d2r are the imaginary part of time domain current wave at fundamental frequency. Voltage and current at higher order harmonic are much smaller than fundamental frequency component and is neglected. Due to the transmission line introduction, the current and voltage waveforms of two diodes are all different. According to equation (1)-(4), the relationship between voltage and current on diode 1 can be derived as
the current components of diode 2 (i d2r and i d2i ) , can be express similarly to (7) and (8) but without ϕ d . Additionally, equation for the current flowing through R s of diode 1 is written as follow when diode is off
When diode 1 is rectifying, the junction capacitance can be regarded as constant. Besides, When the diode turns on/off, relationship between V bi , V d1,0 , V d1,1 can be expressed as below
By combining (5), (7) , (9) and (10), we obtain the expression of impedance of diode 1 as below
It can be found that Z D1 is a function of θ 1on , R s and C j , and the phase difference brought by the λ/4 transmission line ϕ d has no influence on the impedance. Likewise, the impedance of diode 2 can be deduce as (12) 
Since two identical diodes are used in circuit, R s and C j of diode 1 and 2 are the same. According to [11] , phase angle θ on can be expressed as below:
As can be seen, θ on depends on the parameters R s , R L , V bi and the dc component of voltage on a diode V 0 . R s and V bi of the identical diode 1 and 2 are the same. These two diodes carry the same R L . At dc component, voltage drop brought by the transmission line is neglectable, hence V 1,0 equals to V 2,0 . Thus, diodes 1 and 2 have the same phase angle θ on , expressed as
By substituting (14) to (11) and (12), we obtain
The derived results indicate that two diodes have the same impedance. The diode impedance is decided by both dc average and RF components which embody in θ on . Even though diode 1 is connected with an extra transmission line, this line simultaneously changes voltage and current of the diode, and their ratio is still maintained the same with that of diode 2.
Since θ 1on and θ 2on ∈ (0, π ), it is easy to derive that
Combining (11), (12) and (16), it can be found that the imaginary part of the diode impedance is negative.
B. PRINCIPLE OF THE PROPOSED IICN
According to (15) , the proposed rectifier with IICN in Fig. 2 can be simplified, as shown in Fig. 5 . The dc-pass filter in load branch is considered open at RF frequency. Thus, impedance of the rectifier is decided by two diode branches. Impedance of the diodes Z D is defined as below based on the analysis in the previous chapter
Input impedance of the upper branch Z u in Fig. 5 is
where Z 0 is characteristic impedance of the transmission line. Input impedance of the lower branch Z l is equal to diode impedance, which is
Then, Z in is derived as below
For easier description, real and imaginary part of the diode impedance are assumed as R = α(P in )Z 0 , X = β(P in )Z 0 , where α and β are function of input power and representing the variation of diode impedance, and Z 0 represents for the characteristic impedance of the transmission line. Thus, real and imaginary parts of Z in , which is Z in,r and Z in,im , can be derived as
The goal of introducing IICN is to reduce variation range of Z in when P in varies. To better measure the impedance compression effect, factors σ r and σ i are defined as ratios of the real/imaginary parts of Z in to Z D
If the IICN is not introduced, Z in constantly equals to half of Z D in spite of input power variation. To realize impedance compression, variation of Z in should be much smaller than that of Z D and close to the target impedance (for example, 50 Ohm). Configuration of the IICN is divided into three status.
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where σ r > 0 and σ i > 0, and these two parameters vary with α and β. To be specific, σ r and σ i should be decreasing when diode impedance increases after introducing IICN, featuring that Z in increases much slower than Z D . Thus, Z in can be considered restrained to a smaller range by using the IICN, featuring the impedance compression effect.
To realize (25) and optimize the impedance compression effect, the value of Z 0 should be optimized according to (23)- (25) . When Z 0 is smaller than both the real and imaginary parts of Z D when input power varies, (25) is sure to be satisfied. That is to say,
(26) can be derived as
Likewise, when diode impedance is always smaller than the target impedance when input power varies, the derivate of σ r and σ i should satisfy
where σ r > 0 and σ i < 0. When Z 0 is bigger than both the real and imaginary parts of Z D when input power varies, (29) is sure to be satisfied. That is to say,
In this case, the variation of Z in is smaller than Z D . In all, below steps can be followed to design the IICN for certain rectifier: a) Determines operating frequency and dc load value of the rectifier according to certain application. b) Design a rectifier with topology shown in Fig. 2, but without the IICN and impedance matching. c) Calculate or observe Z in of the rectifier designed in b) when input power varies, Z D is then equals to 2 * Z in . d) Choose initial Z 0 of the λ/4 transmission line. If Z in is always larger than 50 Ohm, Z 0 should be set smaller than minimal value of Z in in the target input power range according to (25) to (28) . Likewise, if Z in is always smaller than 50 Ohm, Z 0 should be set larger than maximal value of Z in according to (29) to (31). If 50 Ohm lies in the variation area of Z in , Z 0 should be chosen around median of the variation range. It should be noted that the Z 0 selection should also consider the layout applicability. e) Introduce λ/4 transmission line to rectifier designed in b). After introduction, the diode impedance is changed. Z 0 should be adjusted according to the target input power range, layout and Z in variation. f ) Optimize performance of the rectifier with IICN after introducing matching network.
Experiments are carried out to verify the above analysis. Firstly, Z D in (17) varies linearly from 50 -j * 50 to 200 -j * 200. Characteristic impedance of the λ/4 transmission line in this experiment is set with 50 . Z in is then calculated according to (20) . Z D and calculated Z in data are plotted in Fig. 6(a) . As seen, the variation of Z in is significantly narrowed within a range which Z in,r ∈ [11, 35] and Z in,im ∈ [j * -8, j * -13], thus verifying the analysis of (25) to (28) . Another experiment that Z D varies linearly from 20 -j * 20 to 40 -j * 40 is carried, and Z 0 is set with 100 . As seen from Fig. 6(b) , Z in is also significantly narrowed within a range which Z in,r ∈ [18] , [25] and Z in,im ∈ [j * 19, j * 22], thus verifying the analysis from (29) to (31).
Furthermore, impedances of the diodes are varied in an ideal case with extended range. Z 0 is set 50 Ohm in this experiment. The real part of the diode impedance varies from 0 to 1000 while the imaginary part varies from -1000 to 1000 , as depicted in Fig. 7(a) . The test points are evenly distributed. The calculated Z in are plotted as red dots in Fig. 7(b) . It can be found that beyond 99% of the dots is located in the area where the real part ranges from 0 to 100 and imaginary part ranges from -100 to 100 , thus verifying effectiveness of the IICN and design procedure d).
III. DESIGN AND COMPARISON OF THE RECTIFIERS
A rectifier operating at 2.45 GHz is designed and optimized using the IICN in this section for further verification. For comparison, a rectifier using the same topology but without IICN was also designed in simulation. Simulated results of rectifiers with and without the IICN are discussed.
A. RECTIFIER DESIGNS
Geometries of rectifiers with and without the IICN are depicted in Fig. 8(a) and 8(b) respectively. In Fig. 8(a) , RF signal goes through a typical matching network, a dc-block capacitor, rectifying circuit with the IICN, dc-pass filter and load. Schottky diode model HSMS286F with reverse break down voltage of 7.0 V, V bi of 0.65 V and R s of 5 Ohm is selected as the rectifying diode. It should be noted that the IICN can also work with diodes used for low-power input application, such as diode model SMS7630. The dc-pass filter consists of a stub is introduced to suppress the harmonic at fundamental frequency.
Firstly, the rectifier without IICN is designed. It is used to evaluate the variation range of diode and make sure that the peak efficiency is optimized. However, return loss of the rectifier significantly affects power that transmitted to the diode, hence again affects the diode impedance. In order to estimate the impedance variation range of diode accurately, input impedance of the rectifier is extracted under the condition of optimized matching performance at certain input power level, making the return loss neglectable when obtaining the diode impedance. Simulation result suggests that input impedance of this rectifier varies from 31+j * 127 to 73.5-j * 33.8 when the input power ranges from -10 to 20 dBm, and the diode impedance can be calculated accordingly.
Then, the rectifier with IICN is designed. The calculated diode impedance in the previously designed rectifier is relatively small, so the characteristic impedance Z 0 is set to be larger than it. The optimal value of Z 0 is 56 Ohm. The impedance of the matched rectifier varies from 64.6-j * 26.4 to 29.3+j * 3.8 when input power ranges from -10 to 20 dBm.
Key parameters of rectifiers with and without the IICN are provided in Table 1 . Arlon-AD255 with thickness of 0.762 mm, dielectric constant of 2.55 and loss tangent of 0.0014 is selected as the substrate. MURATA capacitor with value of 15 pF is used as the dc block. The dc load R L is chosen as 360 Ohm. Rectifier without the IICN is also designed and optimized. The substrate, dc load, rectifying diode and dc-pass filter are all kept the same, but the matching TABLE 1. Key parameters of the rectifiers (Unit: mm). VOLUME 7, 2019 network is tuned to optimized the matching performance for fare comparison (corresponding to size parameters L 1 , L 2 and W 1 in Table 1 ). Simulations are carried out in ADS and IE3D.
B. COMPARISON OF THE SIMULATED RESULTS
Simulated S 11 of rectifiers with and without the IICN are depicted in Fig. 9 . As observed, the rectifier with IICN is well matched (better than -15 dB) over a wider input power level ranging from -8 to 17 dBm, while that without the IICN only achieves the same matching performance over input power levels ranging from 12 to 17.5 dBm. Efficiency of the rectifiers versus input power level is depicted in Fig. 10 . Owing to matching improvement, efficiency of the rectifier with the IICN is improved at input power level lower than 15 dBm. As shown in Table 2 , efficiency of rectifier with the IICN is 17.9 % higher than that without the IICN at 0 dBm input power. Both rectifiers have the same peak efficiency at input power level of 14.3 dBm, indicating that the IICN is able to enhance efficiency of a rectifier over wider input power range without degrading peak efficiency. It should be noted that impedance of a Schottky diode in a rectifier is also controlled by dc load. For applications with certain dc load value, the IICN can be designed accordingly and performance of the rectifier is optimized afterwards.
IV. MEASUREMENT AND DISCUSSION
In this section, optimized rectifier with the IICN is fabricated and measured. The measured results are discussed and compared with some previous works. 
A. MEASUREMENT
The photograph of the fabricated rectifier is shown in Fig. 11 . The total size of the prototype is 0.47×0.38 λ 2 . Fig. 12 shows the measuring environment. RF power is generated by Agilent N5172B RF signal generator and enhanced by Mini-Circuits ZHL-16W-43+ power amplifier. Amplified power P in is delivered to the rectifier. The dc output voltage V DC is measured by a multimeter. Conversion efficiency of the rectifier is calculated by
Simulated and measured efficiencies of the rectifier are depicted in Fig. 13 . Good agreement can be found between simulated and measured data. Peak efficiency of 73.6% is found at 14.1 dBm, which is 2.2% lower than the simulated result due to insertion loss brought by the SMA. The measured efficiency exceeds 60% within input power ranging from 4.2 to 17 dBm, while that range in simulation is from 2.9 to 15.9 dBm. This discrepancy is caused by the fabrication and diode model error.
B. COMPARISONS WITH SOME PREVIOUS WORKS
The proposed rectifier is compared with some previous works on realizing wide input power dynamic range, which is provided in Table 3 . Since peak efficiencies of the designs are different, the input power dynamic range is defined as the input power levels when efficiency exceeds 70% of the peak value for fare comparison. Peak efficiency of the proposed design is comparably high and the input power range is wide when compared with these designs. Since less components are required in the proposed rectifier, the proposed design realize significant size reduction. Furthermore, the IICN can operate with single-branch rectifier, which provides the possibility to introduce the IICN to multi-branch topology with different diode models to further extend the input power dynamic range [28] .
V. CONCLUSION
A novel impedance compression network which can be integrated into a single-branch rectifier has been proposed in this paper. The introduction of the integrated impedance compression network (IICN) reduces the diodes impedance variation when input power varies. Consequently, the matching of the rectifier is improved at a wide input power range and the efficiency is enhanced. Theoretical analysis has been carried out. A design guideline has been formulated and the effectiveness of the IICN has been verified from experiments. A rectifier prototype with the IICN has been implemented. Compared with the measured results of the previous reported impedance compression networks, the IICN requires less branches and diodes in a rectifier, featuring a significant size reduction and simpler topology.
